


Fig. 1

Ė

₹:







Fig. 3A

Ė

**7**.







Fig. 3C

**\*** 



Ŧ

Fig. 3D





Fig. 4A

É

**₽**[1 . "





```
7
         ENTITY FXUCHK IS
                                                    IN std_ulogic:
                PORT(
                             SIN
                                                    IN std ulogic:
                             Q IN
                                                    IN std ulogic:
                             RIN
                                                                                                 450
                                                    IN std ulogic:
                             clock
                                                    OUT std_ulogic_vector(0 to 1);
                             fails
                                                    OUT std_ulogic_vector(0 to 2);
                             counts
                                                    OUT std_ulogic_vector(0 to 1);
                             harvests
                        );
         -!! BEGIN
-!! Design Entity: FXU;
          -!! Inputs
         -!! S IN =>
-!! Q IN =>
-!! R IN =>
-!! CLOCK =>
-!! End Inputs
                                          B.C.S;
                                          A.Q;
                                          clock;
          -!! Fail Outputs;
          -!! 0 : "Fail message for failure event 0";


-!! 1 : "Fail message for failure event 1";

-!! End Fail Outputs;
                                                                                                              440
                                                                       451
          -!! Count Outputs;
          -!! 0 : <event0> clock;
         -!! 1 : <event1> clock;
          -!! 2: <event2> clock;
          --!! End Count Outputs;
        -!! Harvest Outputs;
-!! 0 : "Message for harvest event 0";
-!! 1 : "Message for harvest event 1";
-!! End Harvest Outputs;
457 < -!! End;
           ARCHITECTURE example of FXUCHK IS
           BEGIN
                  ... HDL code for entity body section ...
           END;
```

Fig. 4C









Ē

Fig. 5A




Ē

Fig. 5B



Ē



*:* .





Fig. 7



F16. 8

(Prior Ant)


: :

850 802

> FIG. 8A (Prior Art)

entity Frm Is PORT ( ... ports for outity Esm .... ARCHETECTURE FSM of FSM IS BEGIN ... HOL cacle For FSM and restofthe entity ... fsm-state(0 to 2) = ... signal 801.... --!! Embedded FSM: example FSM; --!! clock : (FSM\_clock); : (Fsm\_state(oto 2) state\_vector STatesstate-encoting: ('000', '001', '000', '011', 100', | arcs | (50=>56, 50=>51,50=>52; | 51=>52,51=>53,52=>2) larcs -- ?! end fish; EWD;

F16, 88




FI6. 9

10363

1041 10B 1032 2 COUNTY SOUN Nount COUNT とのしか COUN なりらず 528 <ir>

Ainstantiation identifier なりものものがあるストラーと

<instantial



The state of the s

. count . event\_1124] count. event\_1108];

\*\* TOTAL PAGE.03 \*\*

Entity X Is
THE PARTY OF THE P
PORT (-:
ARCHITECTURE example OF X IS
PEGIW
# EGIN
HOLCODE FOR X
· · · · · · · · · · · · · · · · · · ·
1222
TORT MAP (: - 122)
± 1
$\square$ $A \subseteq \square$
B <= > 1 <sup>22</sup>
=-11 [ + + + + + + + + + + + + + + + + + +
! [count, count named, clock] = Y. P; \$ 1230 !! Q E Y. [Bl. count. count 1] AND A; \$ 1232 !! [fail, Failnemed; Fail msg ] = Q XOR B; \$ 1234 !! [harvest, harvestnamed, "harvest msg"] K= B AND C; \$ 1236
1 [c: 1 Fallow do Film 7] = 0 vop p: {1239
! Therest have the west was "K= BANDC. 31236)
∽ <b>™</b>
ENV

FIG. 128